Summary
The cost of constructing subsurface offset gathers can be a dominant cost in some migration methods. With the increased use of wide azimuth geometries and the resulting 3D angle gathers, over 90% of CPU cycles can be spent in constructing the subsurface offset gathers. Dataflow engines (DFEs) emulated on FPGAs can offer a solution. These are custom silicon chips that can be configured to implement highly parallel arithmetic circuits. Despite running at low clock frequencies, with massive parallelism they can provide order-of-magnitude greater performance than conventional CPUs. This paper examines the benefits of a MAX1 DFE platform.
Subsurface offset volumes at a given depth z and location x can be created by applying:
where S is the source wavefield, G is the receiver wavefield, w is the temporal frequency and s is the shot index. The arithmetic capabilities of the DFE are in excess of that required, so acceleration is limited by the data streaming rate across the PCI Express bus. By reducing the number of bits stored for each value from 32 to 16, the performance of the operation can be increased, with negligible degradation in the output image. To test the applicability of this approach we compare the result of constructing angle gathers for the 2D Marmousi synthetic data set, as shown in Figure 1. The top-left panel shows an angle gather constructed from the CPU implementation of the imaging condition. The other panels show various DFE implementations with different bit widths. Note that they are kinematically identical. To test the speedup offered by the DFE, we ran a larger 3D problem. Specifically the cost of constructing 41 subsurface offset gathers from 400 inline cmps, 400 crossline cmps and 200 frequencies. We compare our DFE implementation to a 2.8GHz AMD Opteron-based PC with 12 GB of RAM. The software was written in C and compiled using gcc and the Intel C compiler. The Maxeler MAX1 DFE consumes 58% of the logic resources of the device and runs at 125MHz. 
